

Title:	Appendix of Deliverable 1.1 "Creation of initial models and AVC control logic"								
Synopsis:	This document presents details of the initial voltage control logic of the LoVIA project.								
Document ID:	UoM-ENWL_LoVIA_Deliverable1.1_Appendix_v01								
Date:	27 <sup>th</sup> March 2014								
Prepared For:	Geraldine Bryson Future Networks Technical Manager Electricity North West Limited, UK Geraldine.Bryson@enwl.co.uk								
	Dan Randles Technology Development Manager Electricity North West Limited, UK dan.randles@enwl.co.uk								
	John Simpson LCN Tier 1 Project Manager Electricity North West Limited, UK John.Simpson@enwl.co.uk								
Prepared By:	Chao Long The University of Manchester Sackville Street, Manchester M13 9PL, UK								
Revised By:	Dr Luis(Nando) Ochoa The University of Manchester								

Contact:Dr Luis (Nando) OchoaChao Long+44 (0)161 306 4819+44 (0) 161 306 4767luis.ochoa@manchester.ac.ukchao.long@manchester.ac.uk

Sackville Street, Manchester M13 9PL, UK



# Appendix of Deliverable 1.1 "Creation of initial models and AVC control logic"

This document presents details of initial voltage control logic for the LoVIA project extracted (and extended) from the report of Deliverable 1.1 "Creation of initial models and AVC control logic".

The LoVIA automatic voltage control (AVC) logic aims to change the busbar voltage target at different times of the day, considering voltages at the busbar as well as mid and end points. Based on analyses carried out for different control cycle lengths, it was decided to adopt a 30-minute control cycle. This means that the busbar voltage target is changed, if required by the logic, every 30 minutes.

For the logic, the busbar line-to-neutral (L-N) voltage will be considered as a reference (this can be derived from the voltage reference adopted by the TAPCON, which is L-L). A compensating voltage,  $V_{comp}$ , is calculated by a voltage control logic that takes into account the monitoring voltages. The new voltage target ( $V_{new target}$ ) is then obtained by comparison with the monitored L-N busbar voltage ( $V_{busbar}$ ) and the compensating voltage ( $V_{comp}$ ).

$$V_{new \ target} = V_{busbar} - V_{comp} \tag{1}$$

The determination of the compensating voltage (V<sub>comp</sub>) is described in the following paragraphs.

The L-N voltage limits at the connection point of the customers are 253 and 216V, i.e., 1.10 and 0.94 p.u. With the OLTC, the lowest phase voltage at busbar would be 231V (tap position 9). This means that, assuming a voltage drop of no more than 6%, customers at the far end of the feeders would still see adequate voltages. However, this might not be the case for some feeders, hence the need of further flexibility (to be provided in this project by capacitor banks). On the other hand, the highest phase voltage at the busbar will be ultimately limited by the (unavoidable) presence of customers close to the substation, i.e., the busbar cannot exceed 253V (tap position 4).

The AVC logic has also considered scenarios when mid and end point voltages are close to the boundary: 2% near the boundary (i.e., from 248 to 253V and from 216 to 221V) are considered as orange zones. Based on the above, three voltage zones (red, orange and green) can be defined as shown in Figure A1.



Figure A1 Voltage zones (integer values)

Every 30 minutes, the average busbar L-N voltage and the minimum and maximum L-N voltages of all the mid and end points of the LV feeders are monitored. These voltages are then compared to the voltage zones (Figure A1), i.e., green, orange and red. As shown in Table A1, the values (e.g., "- 2", "+ 1", etc.) correspond to a factor used to calculate the compensating voltage ( $V_{comp}$ ). For instance, "- 2" means  $V_{comp}$  is equal to 2 multiplied by  $V_{unit}$ , where  $V_{unit}$  is the voltage change at the busbar when the tap changes one step. In the LoVIA project, one-step tap change corresponds to 2% voltage change at the busbar, i.e., 4.6V (L-N). Therefore,  $V_{unit}$  is equal to 4.6V.

Examples of the calculation of compensating voltages ( $V_{comp}$ ) and the new voltage targets are illustrated in Table A2 and Figure A2. A detailed flow chart containing the actual values adopted in this initially proposed voltage control logic is presented in Figure A3.

## Table A1 Determination of $V_{\mbox{\scriptsize comp}}$ by Monitored Mid and End Point Voltages

			Maximum							
			Red	Orange	Green		Orange	Red		
			>253V	253V≥. ≥248V	248V>. ≥239V	239V>. ≥221V	221V>. ≥216V	<216V		
Minimum	Red	>253V	- 3							
	Orange	253V≥. ≥248V	- 2	- 2		_				
	Green	248V>. ≥239V		- 1	lf V <sub>busbar</sub> ≥ 424V - 1		_			
		239V>. ≥221V			0	lf V <sub>busbar</sub> ≤ 408V + 1				
	Orange	221V>. ≥216V	- 1	0	+ 1	+ 1	+ 1			
	Red	<216V	0	+ 1	+ 2	+ 2	+ 2	+ 3		

# Table A2 Examples of New Voltage Target Calculation

Example	Busbar voltage L-N (V)	Mid and voltage	end point e L-N (V)	V <sub>comp</sub> (V)	New voltage target (V)	
		Maximum	Minimum		V <sub>new target</sub> =V <sub>busbar</sub> -V <sub>comp</sub>	
1	245	255	225	2*4.6	235.8	
2	236	245	210	-1*4.6	240.6	
3	235	249	219	0	235	
4	245	246	242	1*4.6	240.4	





**₩**₩₩

 $V_{new target} = V_{busbar} - V_{comp}$ 

É

### Figure A3 Detailed Flow Chart of the Voltage Control Logic

\* denotes the voltage is line-to-line voltage

Vunit = 4.6V

 $V_{comp} = 0$ 

No

 $V_{comp} = -3V_{unit}$ 

Yes

 $V_{comp} = -2V_{unit}$ 



🛃 ST setpoint 🛛 🗙

The University of Manchester

The main RTU (USP20) code corresponding to the above proposed logic is shown in Figure A4 and Figure A5. This code is essentially to determine the new voltage target as presented in Table A1. In the code, "FDR\_MAX" and "FDR\_MIN" represent the maximum and minimum of voltages at all mid and end points. "BUSBAR\_MNTR\_V" represents the average of the monitored busbar voltage (L-L). "AO\_DESIRED\_V" is the new voltage target. It is important to highlight that this code is only the main part of the algorithm and other aspects such as data processing, fall back settings and interoperability with other devices need to be incorporated.

1 IF ((FDR MAX>253) AND (FDR MIN>253)) THEN COMP\_V := 3\*VUNIT; 3 END IF; 4 IF((FDR\_MAX>253)AND (FDR\_MIN>=221)) THEN Maximum and Minimum of 5 COMP V := 2\*VUNIT; voltages at all mid and end points 6 END TE: IF ((FDR\_MAX>253) AND (FDR\_MIN>=216)) THEN 8 COMP V :=VUNIT; END IF; 10 IF ((FDR MAX>253) AND (FDR\_MIN<216)) THEN 11 COMP\_V :=0; 12 END IF: 14 IF ((FDR\_MAX>=248) AND (FDR\_MIN>=248)) THEN COMP\_V :=2\*VUNIT; 16 END IF; 17 IF (FDR MAX>=248) AND (FDR MIN>=221)) THEN 18 COMP V ==VUNIT: 19 END IF; 20 IF((FDR\_MAX>=248)AND(FDR\_MIN>=216)) THEN 21 COMP\_V :=0; 22 END IF; 23 IF ([FDR\_MAX>=248) AND (FDR\_MIN<216)) THEN 24 COMP\_V :=-VUNIT; 25 END\_IF; 26 27 IF ((FDR\_MAX>=239) AND (FDR\_MIN>=239) AND (BUSBAR\_MNTR\_V>=424)) THEN Monitored busbar 28 COMP V ==VUNIT: voltage 29 END IF; 30 IF ((FDR\_MAX>=239) AND (FDR\_MIN>=239) AND (BUSBAR\_MNTR\_V<424)) THEN COMP\_V :=0; 31 32 END IF; 33 IF ((FDR\_MAX>=239) AND (FDR\_MIN>=221)) THEN COMP\_V :=0; 34 35 END IF: 36 IF ((FDR\_MAX>=239) AND (FDR\_MIN>=216)) THEN 37 COMP\_V :=-VUNIT; 38 END IF; 39 IF ((FDR\_MAX>=239)AND (FDR\_MIN<216)) THEN 40 COMP\_V := -2\*VUNIT; 41 END IF; 42 43 IF ((FDR\_MAX>=221) AND (FDR\_MIN>=221) AND (BUSBAR\_MNTR\_V<=408)) THEN 44 COMP\_V := -1\*VUNIT; 45 END\_IF; 46 IF ((FDR\_MAX>=221) AND (FDR\_MIN>=221) AND (BUSBAR\_MNTR\_V>408)) THEN 47 COMP V :=0; END\_IF; 49 IF ((FDR MAX>=221) AND (FDR MIN>=216)) THEN 50 COMP V =-1\*VUNIT; 51 END IF: 52 IF ((FDR\_MAX>=221) AND (FDR\_MIN<216)) THEN 53 COMP V =-2\*VUNIT; 54 END IF; 55 56 IF((FDR\_MAX>=216)AND(FDR\_MIN>=216)) THEN COMP V =-VUNIT; 57 58 END IF; 59 IF ([FDR\_MAX>=216] AND (FDR\_MIN<216)) THEN 60 COMP\_V :=-2\*VUNIT; 61 END IF; 62 63 IF FDR\_MAX<216 THEN 64 COMP V :=-3\*VUNIT; 65 END\_IF; 66 67 AO DESIRED V := (BUSBAR\_MNTR\_V/1.732) - COMP\_V; New voltage 68 target 69 IF AO\_DESIRED\_V<231 THEN 70 AO\_DESIRED\_V :=231; 71 END IF; 72 IF AO DESIRED V>253 THEN 73 AO\_DESIRED\_V :=253; 74 END IF;

#### Figure A4 RTU USP20 main code of the proposed logic (screenshot)



The University of Manchester

IF((FDR\_MAX>253)AND(FDR\_MIN>253)) THEN COMP V = 3\*VUNIT; END IF; IF((FDR MAX>253)AND(FDR\_MIN>=221)) THEN COMP\_V := 2\*VUNIT; END\_IF; IF((FDR\_MAX>253)AND(FDR\_MIN>=216)) THEN COMP\_V :=VUNIT; END IF; IF((FDR\_MAX>253)AND(FDR\_MIN<216)) THEN COMP V ==0; END IF; IF ((FDR\_MAX>=248) AND (FDR\_MIN>=248)) THEN COMP\_V :=2\*VUNIT; END IF; IF((FDR MAX>=248)AND(FDR MIN>=221)) THEN COMP\_V =VUNIT; END IF; IF((FDR\_MAX>=248)AND(FDR\_MIN>=216)) THEN COMP V ==0; END IF; IF((FDR MAX>=248)AND(FDR MIN<216)) THEN COMP V :=-VUNIT; END\_IF; IF ((FDR MAX>=239) AND (FDR MIN>=239) AND (BUSBAR MNTR V>=424)) THEN COMP V ==VUNIT; END\_IF; IF((FDR\_MAX>=239)AND(FDR\_MIN>=239)AND(BUSBAR\_MNTR\_V<424)) THEN COMP V ==0; END IF; IF((FDR MAX>=239)AND(FDR MIN>=221)) THEN COMP V ==0; END IF; IF((FDR\_MAX>=239)AND(FDR\_MIN>=216)) THEN COMP\_V :=-VUNIT; END IF; IF((FDR\_MAX>=239)AND(FDR\_MIN<216)) THEN COMP V = -2\*VUNIT; END IF; IF((FDR\_MAX>=221)AND(FDR\_MIN>=221)AND(BUSBAR\_MNTR\_V<=408)) THEN COMP\_V := -1\*VUNIT; END IF; IF((FDR\_MAX>=221)AND(FDR\_MIN>=221)AND(BUSBAR\_MNTR\_V>408)) THEN COMP\_V :=0; END IF; IF((FDR\_MAX>=221)AND(FDR\_MIN>=216)) THEN COMP V =-1\*VUNIT; END IF; IF((FDR MAX>=221)AND(FDR MIN<216)) THEN COMP V :=-2\*VUNIT; END\_IF; IF((FDR MAX>=216)AND(FDR MIN>=216)) THEN COMP V =-VUNIT; END IF; IF((FDR\_MAX>=216)AND(FDR\_MIN<216)) THEN COMP\_V :=-2\*VUNIT; END\_IF; IF FDR\_MAX<216 THEN COMP V :=-3\*VUNIT; END\_IF; AO\_DESIRED\_V := BUSBAR\_MNTR\_V - COMP\_V; IF AO DESIRED V<231 THEN AO\_DESIRED\_V :=231; END IF; IF AO\_DESIRED\_V>253 THEN AO DESIRED\_V :=253; END IF;

#### Figure A5 RTU USP20 main code of the proposed logic (text)